### 2.5A SWITCH STEP DOWN SWITCHING REGULATOR

## Features

- 2.5A Internal Switch
- Operating Input Voltage from 4.8 V to 22 V
- $3.3 \mathrm{~V} \pm 2 \%$ Reference Voltage
- Output Voltage :

APW1172-adjustable from 1.235V to 20 V

- Low Dropout Operation: 100\% Duty Cycle
- 250 KHz Internally Fixed Frequency
- Voltage Feed-Forward
- Zero Load Current Operation
- Internal Current Limit
- Inhibit for Zero Current Consumption
- Synchronization
- Protection Against Feedback Disconnection
- Thermal Protection
- External Soft-Start
- Over-Voltage Protection
- Lead Free Available (RoHS Compliant)


## Applications

- Consumer: STB, DVD, TV, VCR, Car Radio, LCD monitors
- Networking: XDSL, Modems, DC-DC Modules
- Computer: Printers, Audio/Graphic Cards, Optical Storage, Hard Disk Drive
- Industrial: Chargers, Car Battery DC-DC

Converters

## General Description

The APW1172 is a step down monolithic power switching regulator with a switching current limit of 3.8 A so it is able to deliver more than 2.5ADC current to the load depending on the application conditions. The output voltage can be set from 1.235 V to 22 V . The high current level is also achieved utilize an SO8 package with exposed pad frame. The type of package allows to re-duce the Rth (j-amb) down to approximately $45^{\circ} \mathrm{C} / \mathrm{W}$.
An internal oscillator fixes the switching frequency at 250KHz.
Having a minimum input voltage of 4.8 V only, it is particularly suitable for 5 V bus, available in all computer related applications.
Pulse by pulse current limit with the internal frequency modulation offers an effective constant current short circuit protection.

## Pin Description


$=$ Thermal Pad
(connected to GND plane for better heat
dissipation)

## Ordering and Marking Information

| APW1172 |  | Package Code <br> KA : SOP-8-P <br> Operating Ambient Temp. Range <br> C: 0 to $70^{\circ} \mathrm{C} \quad \mathrm{I}:-40$ to $85^{\circ} \mathrm{C}$ <br> Handling Code <br> TU : Tube <br> TR : Tape \& Reel <br> Lead Free Code <br> L: Lead Free Device <br> Blank : Orginal Device |
| :---: | :---: | :---: |
| APW1172 KA : | ${ }^{\text {APW1172 }}$ <br> $\times \times X X X$ | XXXXX - Date Code |

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100\% matte tin plate termination finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldiering operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classification at lead-free peak reflow temperature.

## Block Diagram



## Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| Vcc $^{\prime 2}$ | Input voltage (VCC to GND) | 25 | V |
| Vout | Output DC voltage | -1 to 25 | V |
| VIO | COMP and FB to GND | $-0.7 \sim$ Vcc | V |
| Iout | Output current | 0 to current limit | A |
| VREF | VREF to GND | 3.3 | V |
| PD | Average Power Dissipation, $\mathrm{TA}_{\mathrm{A}}<50^{\circ}$ | 2.2 | W |
| TJ | Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |
| TSDR | Soldering Temperature, 10 seconds | 300 | ${ }^{\circ} \mathrm{C}$ |
| VESD | Minimum ESD rating (Human body mode) | $\pm 3$ | KV |

## Pin Function Description

| No. | PIN | Description |
| :---: | :---: | :--- |
| 1 | OUT | Regulator Output. |
| 2 | SYNC | Master/Slave synchonization. |
| 3 | INH | A logical signal (active high) disables the device. If INH not used the pin must be <br> connected to GND. When it is open an internal pull-up disable the device. |
| 4 | COMP | E/A output for frequency compensation. |
| 5 | FB | Feedback input. Connecting directly to this pin results in an output voltage of <br> $1.235 V(A P W 1172) . ~ A n ~ e x t e r n a l ~ r e s i s t i v e ~ d i v i d e r ~ i s ~ r e q u i r e d ~ f o r ~ h i g h e r ~ o u t p u t ~$ <br> voltages. |
| 6 | VREF | 3.3V reference voltage output, no Capacitor Is requested for stability. |
| 7 | GND | Ground. |
| 8 | VCC | Unregulated DC input voltage. |

## Thermal Characteristics

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Junction to ambient thermal resistance in free air | 45.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

*The area of the thermal pad is $4.5 \mathrm{~mm} \times 2 \mathrm{~mm}$ and the GND plane is $60 \mathrm{~mm} \times 60 \mathrm{~mm}$. Connect the thermal pad and the $G N D$ plane by 8 vias. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## Electrical Characteristics

The * denotes the specifications that apply over $T_{A}=-40 \sim 85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\mathrm{Vcc}=12 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Test condition |  | APW1172 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Vcc | Operating input voltage range | $\mathrm{Vo}=1.235 \mathrm{~V} ; \mathrm{lo}=2 \mathrm{~A}$ | * | 4.7 |  | 22 | V |
| Vuvlo | UVLO threshold voltage | Vcc rising |  | 3.8 | 4.2 | 4.6 | V |
|  | Hysteresis |  |  |  | 0.3 |  | V |
| $\mathrm{V}_{\mathrm{d}}$ | Dropout voltage | $\mathrm{Vcc}=4.8 \mathrm{~V}$; $\mathrm{lo}=2 \mathrm{~A}$ |  |  | 1.0 | 1.2 | V |
| ILim | Maximum limiting current | $\mathrm{Vcc}=4.8 \mathrm{~V}$ to 22 V |  | 3.3 | 3.8 | 4.3 | A |
| fs | Switching frequency | Main design |  | 200 | 250 | 300 | KHz |
|  |  |  |  | 205 | 250 | 295 |  |
|  | Duty cycle |  |  | 0 |  | 100 | \% |

## Electrical Characteristics (Cont.)

The * denotes the specifications that apply over $\mathrm{T}_{\mathrm{A}}=-40 \sim 85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V} \mathrm{cc}=12 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Test condition | APW1172 |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Dynamic Characteristics |  |  |  |  |  |  |  |
| VFb | Voltage feedback APW1172 | $4.8 \mathrm{~V}<\mathrm{Vcc}<22 \mathrm{~V}, 20 \mathrm{Ma}<\mathrm{lo}<2 \mathrm{~A}$ |  | 1.22 | 1.235 | 1.25 |  |
|  |  |  | * | 1.198 | 1.235 | 1.272 | V |
| $\eta$ | Efficiency | $\mathrm{Vo}=5 \mathrm{~V}, \mathrm{Vcc}=12 \mathrm{~V}, \mathrm{lout}=1 \mathrm{~A}$ |  |  | 84 |  | \% |
| DC Characteristics |  |  |  |  |  |  |  |
| lqop | Total Operating Quiescent Current |  | * |  |  | 12 | mA |
| la | Quiescent Current | Duty $\mathrm{Cycle}=0 ; \mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ |  |  |  | 10 | mA |
| last-by | Total Stand-by Quiescent Current | VINH $>2.2 \mathrm{~V}$ | * |  | 50 | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VcC}=22 \mathrm{~V}$; V INH$>2.2 \mathrm{~V}$ | * |  | 80 | 150 | $\mu \mathrm{A}$ |
| Inhibit |  |  |  |  |  |  |  |
| VINH | INH Threshold Voltage | Device ON |  | 1.1 | 1.3 | 1.5 | V |
|  |  | Device OFF |  | 1.2 | 1.4 | 1.6 | V |
|  | INH Pull-Up Current | VINH < 3V |  |  | 1 |  | $\mu \mathrm{A}$ |
|  | Maximum INH Voltage | IINH $=0 \mathrm{~A}$ |  |  | 4.3 |  | V |

## Error Amplifier

| Vон | High Level Output Voltage | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ | 3.5 | 3.8 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vol | Low Level Output Voltage | $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ |  |  | 0.4 | V |
| Io source | Source Output Current | $\mathrm{V}_{\text {comp }}=1.9 \mathrm{~V} ; \mathrm{V}_{\text {FB }}=1 \mathrm{~V}$ | 200 | 300 |  | $\mu \mathrm{A}$ |
| Io sink | Sink Output Current | $\mathrm{V}^{\text {comp }}=1.9 \mathrm{~V} ; \mathrm{V}_{\text {FB }}=1.5 \mathrm{~V}$ | 1 | 1.5 |  | mA |
| IfB | Source Bias Current | $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ |  | 2.5 | 4 | $\mu \mathrm{A}$ |
|  | Maximum FB Voltage | $\mathrm{IFB}=0 \mu \mathrm{~A}$ |  | 2.1 |  | V |
| gm | Trans-conductance | $\mathrm{V}_{\mathrm{FB}}=1.255 \mathrm{~V}$ to 1.215 V , Icomp $=$ -0.1 mA to 0.1 mA Vcomp $=1.9 \mathrm{~V}$ |  | 2.3 |  | mA/V |

## SYNC Function

|  | High Input Voltage | VcC $=4.8$ to 22V | 2.5 |  | VREF | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Low Input Voltage | VCC $=4.8 \mathrm{~V}$ to 22 V |  |  | 0.74 | V |
|  | Slave Sink Current | VsYNC $=0.74 \mathrm{~V}$ | 0.11 |  | 0.25 | mA |
|  |  | VsYvC $=2.33 \mathrm{~V}$ | 0.21 |  | 0.45 |  |
|  | Master Output Amplitude | ISoURCE $=3 \mathrm{~mA}$ | 2.75 | 3 |  | V |
|  | Output Pulse Width | No load, VsYNC $=1.65 \mathrm{~V}$ | 0.2 | 0.35 |  | $\mu \mathrm{~s}$ |

## Electrical Characteristics (Cont.)

The * denotes the specifications that apply over $T_{A}=-40 \sim 85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\mathrm{V} \mathrm{cc}=12 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Test condition | APW1172 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Reference Section |  |  |  |  |  |  |
| Vref | VREF Output Voltage | IREF $=0 \mathrm{~mA}$ | 3.234 | 3.3 | 3.366 | V |
|  |  | IREF $=0 \mathrm{~mA}$ to $5 \mathrm{~mA}, \mathrm{Vcc}=4.4 \mathrm{~A}$ to 22 V | 3.2 | 3.3 | 3.399 | V |
|  | Line Regulation | IReF $=0 \mathrm{~mA}, \mathrm{Vcc}=4.4 \mathrm{~A}$ to 22V |  | 5 | 10 | mV |
|  | Load Regulation | IREF $=0 \mathrm{~mA}$ to 5 mA |  | 8 | 15 | mV |
|  | Short Circuit Current |  | 10 | 18 | 30 | mA |
| Other |  |  |  |  |  |  |
|  | Thermal Limiting Protection |  |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis |  |  | 30 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Over-Voltage Protection Threshold Voltage | V comp $=0.8 \mathrm{~V}$ | 120 | 125 | 130 | \% |

## Typical Application Circuit



## Other Application Circuits

Dual output voltage application


BuckBoost regulator


## Typical Operating Characteristics




Short circuit current of $\mathrm{V}_{\text {REF }}$

$V_{\text {REF }}$


## Typical Operating Characteristics (Cont.)





Quiescent standby current


## Typical Operating Characteristics (Cont.)

Efficiency vs. Output Current at $\mathrm{V} \mathbb{N}=5 \mathrm{~V}$


Vae vs. Ice


Efficiency vs. Output Current at $\mathrm{V} \mathbb{N}=12 \mathrm{~V}$



## Typical Operating Characteristics (Cont.)

Switching Frequency


## Operating waveforms

1. Power ON (no SS) :
$-\mathrm{V}_{\mathbb{N}}=12 \mathrm{~V}, \mathrm{~V}_{\text {out }}=3.3 \mathrm{~V}$
$-\mathrm{Clin}^{2}=22 \mu \mathrm{~F}$, Cout $=220 \mu \mathrm{~F}, \mathrm{~L}=15 \mu \mathrm{H}$


Ch1: Vout,1V/div
Ch2 : COMP,2V/div
Ch3: VIn,5V/div
Ch4: ll,2A/div
Time : 400us/div
2. Power ON (external SS) :
$-\mathrm{V}_{\mathbb{N}}=12 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$
$-\mathrm{Clin}^{2}=22 \mu \mathrm{~F}$, Cout $=220 \mu \mathrm{~F}, \mathrm{~L}=15 \mu \mathrm{H}$


Ch1: Vout,1V/div
Ch2 : COMP,2V/div
Ch3: Vin,5V/div
Ch4: ll,2A/div
Time: 1ms/div

## Operating waveforms (Cont.)

## 3. Current Limit :

$-\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\text {out }}=3.3 \mathrm{~V}$
$-\mathrm{C}_{\mathrm{IN}}=22 \mu \mathrm{~F}$, Cout $=220 \mu \mathrm{~F}, \mathrm{~L}=15 \mu \mathrm{H}$


Ch1 : Vout,2V/div
Ch2 : COMP,2V/div
Ch3 : Iout,2A/div
Time: 2ms/div

## Functional Description

## Power-On-Reset

A Power-On-Reset circuit monitors input voltages at VCC pin to prevent wrong logic controls. The POR function initiates immediately by the inductor current with it's limit after the supply voltage exceed firstly it's threshold voltage after powering on.

## Output Voltage Regulation

An error amplifier working with a temperature-compensated 1.235 V reference. The error amplifier designed with high bandwidth and DC gain provides very fast transient response and less load regulation. It compares the reference with the feedback voltage and amplifies the difference in it's output called error signal. The error signal feeds into the input terminal of PWM

## 4. Load Transient :

$-\mathrm{V}_{\mathbb{N}}=12 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$
$-\mathrm{C}_{\mathrm{IN}}=22 \mu \mathrm{~F}$, Cout $=220 \mu \mathrm{~F}, \mathrm{~L}=15 \mu \mathrm{H}$


Ch1 : Vout,200mV/div,offset 3.3V
Ch2 : Iout,1A/div,100mA-3A
Ch2 rising time: 4us
Ch2 falling time: 4us
Time: 10us/div
comparator and compared with internal saw tooth wave. It generates a PWM control signal by the PWM comparator. The PWM signal feeds into the logic circuit and turns on or off the pass element. The Buck type output stage regulates the correct output voltage depends on the previous mechanism.

## Current Limit

The APW1172 monitors the current flow through the pass element and limits the maximum output current to prevent damages during overload or short-circuit conditions.

## Over-Voltage Protection (OVP)

The over voltage protection is realized by using an

## Functional Description (Cont.)

## Over-Voltage Protection (OVP) (Cont.)

internal comparator. The input of the OVP comparator connects to the feedback, that turns off the pass element when the OVP threshold is reached. This threshold is typically $25 \%$ higher than the feedback voltage.

## Thermal protection

The thermal protection function generates a control signal to shut off the APW1172. It prevents the damages caused by over heat situation. The thermal function was acted when the temperature of chip reaching $160^{\circ} \mathrm{C}$. A hysteresis of the thermal protection function is approximately $30^{\circ} \mathrm{C}$, in order to avoid pass element turns on and off immediately.

## Voltage Feed Forward

The Voltage Feed Forward is acting when VCC goes higher than 10V. This will increases the upper bond of the internal sawtooth wave and results duty keeping constant. The change of the upper bond is linear and proportion with VCC.

## Frequency Fold Back

The Frequency Fold Back function acts when both the

## Application Description

## Input Capacitor

The APW1172 requires proper input capacitors to supply current surge during stepping load transients to prevent the input rail from dropping.Due to the wide range of input voltage, the input capacitor must be able to support the input operating voltage. Ultra-lowESR capacitors, such as ceramic chip capacitors, are very good for the input capacitors. An aluminum electrolytic capacitor $(>100 \mu \mathrm{~F}, \mathrm{ESR}<300 \mathrm{~m} \Omega$ ) is recommended as the input capacitor. It is not
current limit function acting and VOUT dropping. This results the switching frequency decreased. In the practical application, when the load current increase big enough such that current limit occurring. In this situation, more load current cause the output voltage get away the regulatory point and begin dropping until it's limitation. In this time, the actual duty was very small in general. But the on time period limited by the minimum on time limitation of the control circuit. This on time limitation induce the load current runs away the limiting boundary. To prevent this drawback, the frequency fold back is used to ensure that load current was limited by the setup value.

## Inhibit Function

The Inhibit function disables when the Inhibit voltage lower than 1.3V. APW1172 entered the standby mode with Inhibit voltage higher than 1.4 V . The quiescent current in the standby mode is less than 100uA to saving power. If the Inhibit pin left floating, the Inhibit voltage will be pull up by internal current source.
necessary to use low-ESR capacitors. More capacitance reduce the variations of the input voltage of VCC pin.

## Inductor

Inductor is an important component in the application. In the switching regulator, energy stored in the inductor by magnetic field when the pass element conducting. This behavior cause the ripple current cycle by cycle, the ripple current flowing through the

## Application Description (Cont.)

## Inductor (Cont.)

output capacitor induce the output ripple voltage. In general, the ripple current is usually fixed at $20 \% \sim 40 \%$ of maximum output current,that is $0.6 \mathrm{~A} \sim 1.2 \mathrm{~A}$ with maximum output current equal 3 A . The value of inductor can approximate by (1)

$$
\begin{equation*}
L=\frac{V_{I N}-V_{C E}-V_{O}}{\Delta I} T_{o n} \tag{1}
\end{equation*}
$$

Where $\mathrm{V}_{\mathbb{I N}}$ is the input voltage, $\mathrm{V}_{\mathrm{CE}}$ is the voltage across the pass element when it conduct, $\mathrm{V}_{\mathrm{O}}$ is the output voltage, $\Delta$ is the ripple current flowing through the inductor and Ton is the on period that determined by $\mathrm{V}_{\circ}$ and $\mathrm{V}_{\mathbb{N}}$. The exact Ton can obtained by (2) and(3)

$$
\begin{equation*}
D=\frac{V_{O}+V_{D}}{V_{I N}-V_{C E}+V_{D}} \tag{2}
\end{equation*}
$$

Where VD is the forward voltage of the wheeling diode.

$$
\begin{equation*}
T_{o n}=D T_{S} \tag{3}
\end{equation*}
$$

Where $T_{s}$ is the period of whole cycle. It equal $1 / F_{s}$ where $F_{s}$ is the switching frequency of APW1172. For example, $\mathrm{V}_{\mathbb{N}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0.7 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=3 \mathrm{~A}$, ripple current is $\mathrm{I}_{\mathrm{O}}(20 \% \sim 40 \%)=0.6 \mathrm{~A} \sim 1.2 \mathrm{~A}, \mathrm{~V}_{\mathrm{CE}}$ $=1.2 \mathrm{~V}, \mathrm{~F}_{\mathrm{s}}=250 \mathrm{KHz}$

$$
\begin{aligned}
& D=\frac{3.3 V+0.7 \mathrm{~V}}{12 \mathrm{~V}-1.2 \mathrm{~V}+0.7 \mathrm{~V}}=34.78 \% \\
& T_{o n}=D T_{S}=34.78 \% \times 4 \mu s=1.3912 \mu \mathrm{~s} \text { by (2) }
\end{aligned}
$$

For the worst case ripple current equal $0.6 \mathrm{~A} \sim 1.2 \mathrm{~A}$

$$
\begin{aligned}
& L_{1}=\frac{12 V-1.2 V-3.3 V}{0.6 \mathrm{~A}} 1.3912 \mu s=17.39 \mu \mathrm{H} \\
& \begin{array}{l}
\text { for ripple current is } 0.6 \mathrm{~A} \ldots \ldots .
\end{array} \quad \text { by (1) } \\
& L_{2}=\frac{12 \mathrm{~V}-1.2 \mathrm{~V}-3.3 \mathrm{~V}}{1.2 \mathrm{~A}} 1.3912 \mu s=8.695 \mu \mathrm{H} \\
& \text { for ripple current is } 1.2 \mathrm{~A} \ldots \ldots . \quad \text { by }(1)
\end{aligned}
$$

Use the worst case to approximate the minimum value of inductor. In worst ripple current condition, smaller
dimension of inductor to save the board space. In other way, devote the performance by higher ripple current. If select a greater inductor, the ripple current will be smaller and a better performance is got. This tradeoff is an useful method to decide a better performance or a smaller inductor size.

## Output Capacitor

The APW1172 requires a proper output capacitor to maintain stability and improve transient response over temperature and current. The output capacitor selection is dependent upon ESR (equivalent series resistance) and capacitance of the output capacitor over the operating temperature.

Consider the output ripple voltage that absorbed in the application. Output ripple voltage consist of two parts. It show as (4)

$$
\begin{equation*}
V_{\text {ripple }}=V_{1}+V_{2} \tag{4}
\end{equation*}
$$

In previously,use the parameter $\Delta l$ to decide the value of the inductor. As the same manner, use the parameter $\Delta l$ to approximate the value of output capacitor.
The first part of output ripple voltage, $\mathrm{V}_{1}$, is related to the ESR of output capacitor.It show as (5)

$$
\begin{equation*}
V_{1}=E S R \times \Delta I \tag{5}
\end{equation*}
$$

The second part of output ripple voltage, $\mathrm{V}_{2}$,can calculated by (6)

$$
\begin{equation*}
V_{2}=\frac{\Delta I}{8 C} T_{S} \tag{6}
\end{equation*}
$$

These two parameters determine the value of output ripple voltage and the efficiency. More output ripple voltage cause the efficiency decreased. The output ripple voltage means the energy loss in the ESR and the energy loss in the transition path while the energy stored and removed in the output capacitor.In other aspect,the ESR and the value of output capacitor

## Application Description (Cont.)

## Output Capacitor (Cont.)

generate a zero to provide a positive phase for control loop. This zero improved the stability without extra PID compensator, if the zero is lower enough.

## Switch diode

APW1172 is an non-synchronous type buck regulator and needs a Shottky diode as the wheeling diode. This diode will conduct when the pass element turned off.Current flows through the diode in the conducted period, the order of the maximum peak current reaches few Amperes. The diode requires the ability to flow the great forward current. The peak forward current of the diode denote in the specification must great than 15A, and the conducting time in this situation must great than 8 ms . 1 N 5818 is a suitable component.

## Thermal Consideration

APW1172 is a switching regulator whose pass element inside, it have the ability to provide 3 Amperes.As the show in the block diagram, the structure of the pass element consist of a NPN and a PNP transistors. The voltage across the pass element, VcE , is about 0.8 V to 1.3 V in the light load to heavy load. The product of Vce and IL , where IL is current flowing through the inductor, generate thermal cause the junction temperature increased. The thermal stream conduct via the thermal pad of SOP-8-P to the printed circuit board. The power dissipation of APW1172 can be approximated by (7)

$$
\begin{equation*}
P=\left(V_{C E} \times I_{L} \times D\right)+\left(V_{I N} \times I_{L} \times F_{S}\right)\left(T_{R}+T_{F}\right) \tag{7}
\end{equation*}
$$

Where $\mathrm{V}_{C E}$ is the voltage across the pass element, IL is the current flowing through the inductor, D is the duty. $T_{R}$ and $T_{F}$ are the transition time.

The wheeling diode is another thermal source. It's power dissipation approximated by (8)

$$
\begin{equation*}
P_{D}=V_{D} \times I_{D} \times(1-D) \tag{8}
\end{equation*}
$$

Where VD is the forward voltage of the wheeling diode, ID is current flowing through the wheeling diode when it conducting. In the PCB layout, usually place the wheeling diode near the APW1172, the power dissipation of wheeling diode will increase the ambient temperature and limit the maximum power dissipation of APW1172.These power dissipations are the major energy loss in the voltage conversion.

To improve the thermal resistance by increasing copper area is a suitable method. Design a copper area according to the following curve to improve the thermal resistance.


## Frequency Compensation

In the Buck converter, there is a LPF (Low Pass Filter) in the output stage to filtering the switching noise. The LPF consist of an inductor and a capacitor. These two components generate the double poles in the frequency domain.

$$
\begin{equation*}
f_{\text {natural }}=\frac{1}{2 \pi \sqrt{L C}} \tag{9}
\end{equation*}
$$

Where $L$ is the inductance of the LPF and $C$ is the capacitance of the output capacitor. These double poles

## Application Description (Cont.)

## Frequency Compensation (Cont.)

cause the phase decrease rapidly at the natural frequency and lead the phase margin not enough to maintain the stable status. The stable issue improved by apply a zero in the frequency domain to increase the phase margin.


Adding a resistor and a capacitor at the COMP pin is the simplest way to generate a zero. The placement of the components is the show of Figure-1. The frequency of the zero is

$$
\begin{equation*}
f_{\text {zero }}=\frac{1}{2 \pi R_{C 1} C_{C 1}} \tag{10}
\end{equation*}
$$

The relation of the zero and the natural frequency is

$$
\begin{equation*}
f_{\text {zero }}=0.8 \cdot f_{\text {natural }} \tag{11}
\end{equation*}
$$

Locate the zero before the natural frequency to compensate the phase. The another capacitor Cc 2 used to bypass the noise. In general

$$
\begin{equation*}
C_{C 2}=\frac{1}{10} C_{C 1} \tag{12}
\end{equation*}
$$

In the other applications, use the ceramic capacitor as the output capacitor is very popular. Because the small dimension of the ceramic capacitor save the PCB (Printed Circuit Board) area, the low ESR (Equivalent Series Resistance) of the ceramic one decrease the power dissipation of the output capacitor. But the serious drawbacks of the ceramic one is the stable issue.


Consider the Figure-2, find the transfer function H (s) as:

$$
\begin{aligned}
& H(s)=\frac{S C_{\text {OUT }}(E S R)+1}{S^{2} L C_{\text {OUT }}+S C_{\text {OUT }}(E S R)+1} \\
& \text { pole }_{1,2}=\frac{1}{2 \pi \sqrt{L C_{\text {OUT }}}} \\
& \text { zero }_{1}=\frac{1}{2 \pi(E S R) C_{\text {OUT }}} \\
& Q=\frac{1}{(E S R)} \sqrt{\frac{L}{C_{\text {OUT }}}}
\end{aligned}
$$

The pole1 and pole2 are the conjugate roots of the denominator and the zero1 is the root of the numerator. Find the $Q$ factor from the quadratic function and the description of $Q$ factor as above.

The frequency response of the output stage show as Figure-3.


Figure-3

## Application Description (Cont.)

## Frequency Compensation (Cont.)

The problem is the phase nearly - 180 degrees at the natural frequency especially in the high $Q$ situation. If the $Q$ factor is high, the phase decrease vary sharp at the location of the double poles. This problem leads the regulator oscillating when use ceramic one as the output capacitor without compensation. The purpose of the compensation is saving the phase. The manner is added additional zeros to achieve the goal. A zero have the ability that contribute the maximum phase of 90 degrees. According this characteristic, needs two zeros to compensate the phase loss. The PID compensator is good for this. It shows as Figure-4.


Figure-4
The transfer function $\mathrm{H}(\mathrm{s})$ is

$$
\begin{gathered}
H(s)=\frac{\left(S C_{2} R_{3}+1\right)\left[S C_{1}\left(R_{1}+R_{2}\right)+1\right]}{S\left(S C_{1} R_{2}+1\right)\left[S C_{2} C_{3} R_{3}+\left(C_{2}+C_{3}\right)\right]} \\
\text { zero }_{2}=\frac{1}{2 \pi \cdot C_{2} R_{3}} \\
\text { zero }_{3}=\frac{1}{2 \pi \cdot C_{1}\left(R_{1}+R_{2}\right)} \\
\text { pole }_{3}=\frac{1}{2 \pi \cdot C_{1} R_{2}} \\
\text { pole }_{4}=\frac{C_{2}+C_{3}}{2 \pi \cdot C_{2} C_{3} R_{3}}
\end{gathered}
$$

The frequency response of the PID compensator pre-
sented as Figure-5:


Figure-5
The assumption is 10 (zero2)<zero3,10(zero3)<pole3, 10(pole3)<pole4.In order to compensate the phase, place the two zeros closely and located before the natural frequency. In general

$$
\begin{equation*}
\text { zero }_{2} \cong \text { zero }_{3}=k \cdot \text { pole }_{1,2} \tag{11}
\end{equation*}
$$

Where k is a constant, the value of k is almost 0.7 to 0.8 .

The useful rules are:
(1) Determine the value of C 2 ,the value must smaller than 5 nF to get fast response time.
(2) Find R3 by the equation

$$
R_{3}=\left(2 \pi \cdot C_{2} \cdot k \cdot \text { pole }_{1,2}\right)^{-1}
$$

(3) Determine the value of C 1 from 470 pF to 1 uF . This range of C 1 is for reference.
(4) The range of pole 3 is from 150 KHz to 300 KHz . Use this range to find the value of R2.
(5) Find R1 by the equation

$$
R_{1}=\left(2 \pi \cdot C_{1} \cdot k \cdot \text { pole }_{1,2}\right)^{-1}-R_{2}
$$

(6) The location of pole4 is 5 times pole3. Use this result to find the value of R3.

## Layout Consideration

1. Please solder the Exposed Pad on the PCB. The heat generated by the power consumption will conduct by the thermal pad.
2. Please place the input capacitors for VCC pin nearly as close as possible.
3. Connect the switching inductor and the Schottky diode and OUT pin by a wide track.
4. Place the output capacitor close to the inductor as possible and with a wide and short track.
5.The thermal pad is needed to improve the power dissipation.


## Packaging Information

SOP-8-P pin ( Reference JEDEC Registration MS-012)


| Dim | Millimeters |  | Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |
| A | 1.35 | 1.75 | 0.053 | 0.069 |
| A1 | 0 | 0.15 | 0 | 0.006 |
| D | 4.80 | 5.00 | 0.189 | 0.197 |
| D1 | 3.00REF |  | 0.118REF |  |
| E | 3.80 | 4.00 | 0.150 | 0.157 |
| E1 | 2.60REF |  | 0.102REF |  |
| H | 5.80 | 6.20 | 0.228 | 0.244 |
| L | 0.40 | 1.27 | 0.016 | 0.050 |
| e1 | 0.33 | 0.51 | 0.013 | 0.020 |
| e2 | 1.27BSC |  | 0.50 BSC |  |
| ¢ 1 | $8^{\circ}$ |  | $8^{\circ}$ |  |

## Physical Specifications

| Terminal Material | Solder-Plated Copper (Solder Material : $90 / 10$ or $63 / 37$ SnPb), $100 \%$ Sn |
| :--- | :--- |
| Lead Solderability | Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3. |

## Reflow Condition (IR/Convection or VPR Reflow)



## Classification Reflow Profiles

| Profile Feature | Sn-Pb Eutectic Assembly | Pb-Free Assembly |
| :---: | :---: | :---: |
| Average ramp-up rate ( $T_{L}$ to $T_{P}$ ) | $3^{\circ} \mathrm{C} /$ second max. | $3^{\circ} \mathrm{C} /$ second max. |
| Preheat <br> - Temperature Min (Tsmin) <br> - Temperature Max (Tsmax) <br> - Time (min to max) (ts) | $\begin{gathered} 100^{\circ} \mathrm{C} \\ 150^{\circ} \mathrm{C} \\ 60-120 \text { seconds } \end{gathered}$ | $\begin{gathered} 150^{\circ} \mathrm{C} \\ 200^{\circ} \mathrm{C} \\ 60-180 \text { seconds } \end{gathered}$ |
| Time maintained above: <br> - Temperature ( $\mathrm{T}_{\mathrm{L}}$ ) <br> - Time ( $\mathrm{t}_{\mathrm{L}}$ ) | $\begin{gathered} 183^{\circ} \mathrm{C} \\ 60-150 \text { seconds } \end{gathered}$ | $\begin{gathered} 217^{\circ} \mathrm{C} \\ 60-150 \text { seconds } \end{gathered}$ |
| Peak/Classificatioon Temperature (Tp) | See table 1 | See table 2 |
| Time within $5^{\circ} \mathrm{C}$ of actual Peak Temperature (tp) | 10-30 seconds | 20-40 seconds |
| Ramp-down Rate | $6^{\circ} \mathrm{C} /$ second max. | $6^{\circ} \mathrm{C} /$ second max. |
| Time $25^{\circ} \mathrm{C}$ to Peak Temperature | 6 minutes max. | 8 minutes max. |

Note: All temperatures refer to topside of the package .Measured on the body surface.

## Classification Reflow Profiles(Cont.)

Table 1. SnPb Entectic Process - Package Peak Reflow Temperatures

| Package Thickness | Volume $\mathbf{m m}^{\mathbf{3}}$ <br> $<\mathbf{3 5 0}$ | Volume $\mathbf{m m}^{\mathbf{3}}$ <br> $\geq \mathbf{3 5 0}$ |
| :---: | :---: | :---: |
| $<2.5 \mathrm{~mm}$ | $240+0 /-5^{\circ} \mathrm{C}$ | $225+0 /-5^{\circ} \mathrm{C}$ |
| $\geq 2.5 \mathrm{~mm}$ | $225+0 /-5^{\circ} \mathrm{C}$ | $225+0 /-5^{\circ} \mathrm{C}$ |

Table 2. Pb-free Process - Package Classification Reflow Temperatures

| Package Thickness | Volume $\mathbf{m m}^{\mathbf{3}}$ <br> $<\mathbf{3 5 0}$ | Volume $\mathbf{m m}^{\mathbf{3}}$ <br> $\mathbf{3 5 0 - 2 0 0 0}$ | Volume mm $^{\mathbf{3}}$ <br> $>\mathbf{2 0 0 0}$ |
| :---: | :---: | :---: | :---: |
| $<1.6 \mathrm{~mm}$ | $260+0^{\circ} \mathrm{C}^{*}$ | $260+0^{\circ} \mathrm{C}^{*}$ | $260+0^{\circ} \mathrm{C}^{*}$ |
| $1.6 \mathrm{~mm}-2.5 \mathrm{~mm}$ | $260+0^{\circ} \mathrm{C}^{*}$ | $250+0^{\circ} \mathrm{C}^{*}$ | $245+0^{\circ} \mathrm{C}^{*}$ |
| $\geq 2.5 \mathrm{~mm}$ | $250+0^{\circ} \mathrm{C}^{*}$ | $245+0^{\circ} \mathrm{C}^{*}$ | $245+0^{\circ} \mathrm{C}^{*}$ |

*Tolerance: The device manufacturer/supplier shall assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature $+0^{\circ} \mathrm{C}$.
For example $260^{\circ} \mathrm{C}+0^{\circ} \mathrm{C}$ ) at the rated MSL level.

## Reliability test program

| Test item | Method | Description |
| :--- | :--- | :--- |
| SOLDERABILITY | MIL-STD-883D-2003 | $245^{\circ} \mathrm{C}, 5 \mathrm{SEC}$ |
| HOLT | MIL-STD-883D-1005.7 | $1000 \mathrm{Hrs} \mathrm{Bias} \mathrm{@} 125^{\circ} \mathrm{C}$ |
| PCT | JESD-22-B, A102 | $168 \mathrm{Hrs}, 100 \%$ RH, $121^{\circ} \mathrm{C}$ |
| TST | MIL-STD-883D-1011.9 | $-65^{\circ} \mathrm{C} \sim 150^{\circ} \mathrm{C}, 200 \mathrm{Cycles}$ |
| ESD | MIL-STD-883D-3015.7 | VHBM $>2 \mathrm{KV}, \mathrm{VMM}>200 \mathrm{~V}$ |
| Latch-Up | JESD 78 | $10 \mathrm{~ms}, \mathrm{I}_{\text {tr }}>100 \mathrm{~mA}$ |

## Carrier Tape



## Carrier Tape(Cont.)



| Application | A | B | C | J | T 1 | T 2 | W | P | E |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SOP-8-P | $330 \pm 1$ | $62 \pm 1.5$ | $12.75+$ <br> 0.15 | $2+0.5$ | $12.4+0.2$ | $2 \pm 0.2$ | $12+0.3$ <br> -0.1 | $8 \pm 0.1$ | $1.75 \pm 0.1$ |
| Application | F | D | D 1 | Po | P 1 | Ao | Bo | Ko | t |
| SOP-8-P | $5.5 \pm 0.1$ | $1.55 \pm 0.1$ | $1.55+0.25$ | $4.0 \pm 0.1$ | $2.0 \pm 0.1$ | $6.4 \pm 0.1$ | $5.2 \pm 0.1$ | $2.1 \pm 0.1$ | $0.3 \pm 0.013$ |

(mm)

## Cover Tape Dimensions

| Application | Carrier Width | Cover Tape Width | Devices Per Reel |
| :---: | :---: | :---: | :---: |
| SOP- 8-P | 12 | 9.3 | 2500 |

## Customer Service

Anpec Electronics Corp.
Head Office :
5F, No. 2 Li-Hsin Road, SBIP,
Hsin-Chu, Taiwan, R.O.C.
Tel : 886-3-5642000
Fax : 886-3-5642050
Taipei Branch :
7F, No. 137, Lane 235, Pac Chiao Rd.,
Hsin Tien City, Taipei Hsien, Taiwan, R. O. C.
Tel : 886-2-89191368
Fax : 886-2-89191369

